Regarding 1) I had a similar error
> ERROR: Unable to getwork. Reason: key "midstate" not known in dictionary
when using bitcoinpool.com but I switched to another pool and the error stopped. Maybe try a different pool. I used a pool called eligius.
Good luck.
Topic: Open-Source-FPGA-Bitcoin-Miner (Read 1085 times)
Hello all fellow bitcoin miners,
I have a de2-115 that I used for a high school project that I would like to convert to a bitcoin miner. I used the Open-Source-FPGA-Bitcoin-Miner code which was optimized for this exact FGPA (luck I guess) and I have run into a few problems.
1) Whenever I run mine.bat, it comes up with the error -
> ERROR: Unable to getwork. Reaon: key "result" not known in dictionary
This could be because of the old version of Quartus I am using (10.0) - If anybody could confirm or deny if that is the issue, I would be greatful!
2) The core seems to get very hot even with the acrylic casing off. Has anybody implemented a cooling system for this FPGA
3) I have heard that there is a way to get this program to run at 100+ MHash/s. Though I wouldn't dream of implementing this until I figure out a cooling mechanism for the FPGA, does anybody know where the sof file for that is?
Any help would be much appreciated.
Thank you very much!
- relisher
I have a de2-115 that I used for a high school project that I would like to convert to a bitcoin miner. I used the Open-Source-FPGA-Bitcoin-Miner code which was optimized for this exact FGPA (luck I guess) and I have run into a few problems.
1) Whenever I run mine.bat, it comes up with the error -
> ERROR: Unable to getwork. Reaon: key "result" not known in dictionary
This could be because of the old version of Quartus I am using (10.0) - If anybody could confirm or deny if that is the issue, I would be greatful!
2) The core seems to get very hot even with the acrylic casing off. Has anybody implemented a cooling system for this FPGA
3) I have heard that there is a way to get this program to run at 100+ MHash/s. Though I wouldn't dream of implementing this until I figure out a cooling mechanism for the FPGA, does anybody know where the sof file for that is?
Any help would be much appreciated.
Thank you very much!
- relisher
Jump to: