Author

Topic: (POH) Proof of history - How many Parralel hashes for today's ASICS?? (Read 91 times)

legendary
Activity: 3752
Merit: 2667
Evil beware: We have waffles!
Quote
They claim this reduces the effectiveness of ASICSs as they can't do massive parallelization.
Bullshit.
ASIC-based miners are MASSIVELY parallel processing devices. Each chip in a miner can have over 256 cores and each miner can have many hundreds of chips with each core processing 1 hash for every 2 clock cycles. Well over 100 chips per hash board is very common. That is how they achieve from a few TH/s to over 100 TH/s throughput with a modest few hundred MHz clock speed.

Yeah there is a limit to how many chips can be effectively fed data per controller that that is not a serious limitation.
newbie
Activity: 2
Merit: 0
Hi all, reading up on Solana's POH.

Their proof is a long merkle of hashes with transaction data mixed in.

They claim this reduces the effectiveness of ASICSs as they can't do massive parralization.

So my question is.  On a modern day ASIC with say xxTHs how many parralel iterarive hashes can they achieve per second?

 
Jump to: