New scalable pipelined FPGA core for SHA-256 - any interest?

J35st3r

full member

Activity: 196

Merit: 100

Quote from: asjfdlksfd on May 31, 2013, 04:52:46 PM

Hello,

are there news and where can I get the code to check them on newer hw?

Cheers...

WOW, serious necro there man!

Why not PM the guy, he's still active on the forum.

asjfdlksfd

full member

Activity: 128

Merit: 100

Hello,

are there news and where can I get the code to check them on newer hw?

Cheers...

grid

newbie

Activity: 42

Merit: 0

Any chance of seeing the code you developed? I am very curious and would like to try it on the LX150 devboard I just purchased.

Also see this thread:
http://forum.bitcoin.org/index.php?topic=29169.0

Quote from: Xilinx_guy on July 15, 2011, 05:31:22 PM

I see that mpfrank has rolled his own pipelined VHDL... http://forum.bitcoin.org/index.php?topic=22415.0 I'd like to try it, but I can't send him a message! Can someone let him know I'd like to try his code on a Kintex?

Xilinx_Guy

erek

newbie

Activity: 36

Merit: 0

Quote from: themike5000 on July 04, 2011, 11:44:53 AM

I've got a Stratix IV dev board (the GX 230 model) that I'd try your code on. It seems like the mining program is where more of the inefficiencies lie. I'm running @ 240MHZ and two cores and getting around 200-300 Mhash/second.

Using OrphanGland's code and fpgaminer's mining program.

5grand...

did you try overclocking it to 500MHz that it supposedly supports?

pusle

member

Activity: 89

Merit: 10

I think you should target the Xilinx spartan 6, LX150(T) : XC6SLX150-2FGG484C
Costs about 170$ at digikey for one, but I've heard 120$ with some volume.

It does however have less global routing layers compared to Virtex family and
would need some "massaging" to extract maximum performance.
My test implementation without any optimization got 180Mhash/s according to the Xilinx ISE tool.

I'm working on a board with several of these and others are also making spartan-6 boards.

Next year it seems the Artix-7 series will give us the most "bang for the buck".

naukop

newbie

Activity: 9

Merit: 0

I am curious how your design would compare to current FPGA champ according to https://en.bitcoin.it/wiki/Mining_hardware_comparison#FPGA_Devices

As of this writing best perfomance seems to be around 110 Mhash on a $299(academic) Terasic DE2-115 dev board.

I think a worthy goal would be adopting your design to a lower cost board and finding a sweet spot for perfomance/price.

themike5000

member

Activity: 99

Merit: 10

I've got a Stratix IV dev board (the GX 230 model) that I'd try your code on. It seems like the mining program is where more of the inefficiencies lie. I'm running @ 240MHZ and two cores and getting around 200-300 Mhash/second.

Using OrphanGland's code and fpgaminer's mining program.

erek

newbie

Activity: 36

Merit: 0

what about the Xilinx Virtex 7 would that be pretty fast?

antares

hero member

Activity: 518

Merit: 500

well, you could have simply googled it.
http://www.google.com/search?ie=UTF-8&oe=UTF-8&sourceid=navclient&gfns=1&q=altera+terasic+de3

First Result shows that it's being shipped with a 250W Power Supply, so you can guess that without all the extensions it will probable consume around 100-150 Watts.

hugolp

legendary

Activity: 1148

Merit: 1001

Radix-The Decentralized Finance Protocol

Quote from: mpfrank on June 25, 2011, 09:27:31 AM

Bitcoin Mhash/s per FPGA: 150 - 165 Mhash/s (temp-dependent)

Consumption?

antares

hero member

Activity: 518

Merit: 500

you could go for an Altera Cyclone II - I'm using those for my fpgaminer implementation. They are cheap(I think the boards should be arount 150$), consume almost no energy, and are a good starter. I can get around 30MH/s on my Cyclone II's, however you will have to(as I did) consider something for data exchange, as those boards come with minimal interfaces(I implemented a GPIO-RS-232 which is getting/sending it's work from a modified pushpool instance, no longpolling however). Also my design needs to search through the entire nonce space to conserve bandwidth.

However, my design is still way to unoptimized to be release-quality, but the cyclone-II is a good starter(oh, and 30MH/~10W is also quite attractive)

flower1024

legendary

Activity: 1428

Merit: 1000

i am very interested in this (not only btc, just wanto to dive into fpga-development)

can you advice any pci-e fpga card (max 1000$) to start with?

mining should work... so it can mine while i am at work...

mpfrank

sr. member

Activity: 247

Merit: 250

Cosmic Cubist

Quote from: vx609e on June 25, 2011, 12:03:56 PM

Hi,

What is the end target of your project?

1) Mine on FPGA's (meaning you think you can actually think of a way to optimize the design to a point where it becomes efficient)?
2) This will be a prototype for a ASIC implementation
3) It's just for fun

22$/MHash/s right now (165 MHash/s on a 3777$ chip)...not competitive but you gotta start somewhere (just being able to make something that works from scratch is impressive, good job). I think it does not matter as long as you have a plan in mind to make it efficient enough.

I know it's not cost-competitive with GPUs at this point. But I think the goal here is:

1) People who already happen to have spare FPGA boards lying around can use them to mine BTC's, in a power-efficient and reasonably productive way
2) Prototype for an ASIC, as you said (though this takes big capital)
3) For fun and to learn about technical innards of Bitcoin. Cheesy

vx609e

newbie

Activity: 29

Merit: 0

Hi,

What is the end target of your project?

1) Mine on FPGA's (meaning you think you can actually think of a way to optimize the design to a point where it becomes efficient)?
2) This will be a prototype for a ASIC implementation
3) It's just for fun

22$/MHash/s right now (165 MHash/s on a 3777$ chip)...not competitive but you gotta start somewhere (just being able to make something that works from scratch is impressive, good job). I think it does not matter as long as you have a plan in mind to make it efficient enough.

mpfrank

sr. member

Activity: 247

Merit: 250

Cosmic Cubist

Quote from: gmaxwell on June 25, 2011, 09:50:37 AM

You know that the last four rounds of sha256 can be eliminated when mining, right?

No, I didn't know that, but once that insight is combined with my new core it should improve its performance even further. Cheesy

mpfrank

sr. member

Activity: 247

Merit: 250

Cosmic Cubist

Quote from: rb2k on June 25, 2011, 09:37:46 AM

I think you're looking for this thread: http://forum.bitcoin.org/index.php?topic=9047.0;topicseen

Yes, I've already been looking that system. I think if my new core is integrated into it, that might improve the fpgaminer's performance.

gmaxwell

staff

Activity: 4284

Merit: 8808

Quote from: mpfrank on June 25, 2011, 09:37:11 AM

Quote from: BCwinning on June 25, 2011, 09:33:38 AM

There is freely available code for this (In VHDL), you might save some time and modify what is already there.
Or is that what you are working on?

After reading about what was available, I thought I'd roll my own from scratch and see if I could do better. I think my new core is nearly as efficient as possible.

You know that the last four rounds of sha256 can be eliminated when mining, right?

rb2k

member

Activity: 109

Merit: 10

I think you're looking for this thread: http://forum.bitcoin.org/index.php?topic=9047.0;topicseen

mpfrank

sr. member

Activity: 247

Merit: 250

Cosmic Cubist

Quote from: BCwinning on June 25, 2011, 09:33:38 AM

There is freely available code for this (In VHDL), you might save some time and modify what is already there.
Or is that what you are working on?

After reading about what was available, I thought I'd roll my own from scratch and see if I could do better. I think my new core is nearly as efficient as possible.

BCwinning

hero member

Activity: 770

Merit: 500

There is freely available code for this (In VHDL), you might save some time and modify what is already there.
Or is that what you are working on?

Topic: New scalable pipelined FPGA core for SHA-256 - any interest? (Read 14934 times)