It was the Bitcointalk forum that inspired us to create Bitcointalksearch.org - Bitcointalk is an excellent site that should be the default page for anybody dealing in cryptocurrency, since it is a virtual gold-mine of data. However, our experience and user feedback led us create our site; Bitcointalk's search is slow, and difficult to get the results you need, because you need to log in first to find anything useful - furthermore, there are rate limiters for their search functionality.
The aim of our project is to create a faster website that yields more results and faster without having to create an account and eliminate the need to log in - your personal data, therefore, will never be in jeopardy since we are not asking for any of your data and you don't need to provide them to use our site with all of its capabilities.
We created this website with the sole purpose of users being able to search quickly and efficiently in the field of cryptocurrency so they will have access to the latest and most accurate information and thereby assisting the crypto-community at large.
Content | Score | Started by | Date posted | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Just looked back a couple of pages, and TheSeven actually suggested 1.25V,…
|
n/a | Olaf.Mandel | August 11, 2011, 11:35:26 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...] Did Olaf change the feedback resistors to the suggested ones in the power…
|
n/a | Olaf.Mandel | August 11, 2011, 03:40:15 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I have a question about the PSU. What is the load on the 2.5 V rail? Aren't…
|
n/a | Olaf.Mandel | August 07, 2011, 03:44:25 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Are there any components on the back of the board as well? If yes, would yo…
|
n/a | Olaf.Mandel | August 06, 2011, 12:43:10 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Especially for the VCCINT regulators I'd tend to stay on the positive side…
|
n/a | Olaf.Mandel | August 05, 2011, 04:45:36 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I went ahead and merged the different parts temporarily. I still feel that at le…
|
n/a | Olaf.Mandel | August 05, 2011, 04:32:16 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]What other people's idea's on this. Is everyone thinking that they will ju…
|
n/a | Olaf.Mandel | August 05, 2011, 04:03:05 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]4) Speaking of the LMZx2010, the datasheet is calling for slightly differen…
|
n/a | Olaf.Mandel | August 05, 2011, 10:45:30 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I currently placed two MCU supply voltages on the DIMM connector: +5V which…
|
n/a | Olaf.Mandel | August 05, 2011, 10:31:50 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Changed USB connector to one that's available on Digikey.Added LEDs. These aren'…
|
n/a | Olaf.Mandel | August 05, 2011, 10:29:51 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the BOM to github and dropbox. Commit log:Finished u…
|
n/a | Olaf.Mandel | August 05, 2011, 10:15:39 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Actually, concerning the update-script: this does not (easily) work for Windows-…
|
n/a | Olaf.Mandel | August 05, 2011, 05:15:01 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded new versions of the PSU design and a BOM script to github and dropbox…
|
n/a | Olaf.Mandel | August 05, 2011, 05:07:34 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I added most parts from the FPGA, PSU, and MCU schematics to the BOM databa…
|
n/a | Olaf.Mandel | August 04, 2011, 01:37:07 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded new versions of the FPGA, MCU and PSU designs to github and dropbox.…
|
n/a | Olaf.Mandel | August 04, 2011, 05:29:52 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Is everyone ok with Digikey as the preferred supplier?I am happy with that…
|
n/a | Olaf.Mandel | August 04, 2011, 02:58:53 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]1) When did we settle on the MSP430F5507? At one point, li_gangyi recommend…
|
n/a | Olaf.Mandel | August 03, 2011, 11:36:05 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Refinements on PSU section:Added 3.3V -> 2.5V PSU[...]So you want to feed the FP…
|
n/a | Olaf.Mandel | August 01, 2011, 12:22:53 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I m sorry for making you clean up my mistakes. I hope i produce more advanc…
|
n/a | Olaf.Mandel | July 31, 2011, 04:33:13 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I just read through the MSP430 docu and found two things:Good news: multiple SSE…
|
n/a | Olaf.Mandel | July 31, 2011, 04:17:05 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the MCU design (minimal changes) to github and dropb…
|
n/a | Olaf.Mandel | July 31, 2011, 03:48:58 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Im still in route for the second SSEL pin to the FPGA's and The clock in/ou…
|
n/a | Olaf.Mandel | July 31, 2011, 02:05:08 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Ok so i'll start wire it this way.I should be finished soon.I will use .._Hn for…
|
n/a | Olaf.Mandel | July 31, 2011, 11:19:52 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the PSU design and a new MCU design (minimal changes…
|
n/a | Olaf.Mandel | July 31, 2011, 11:12:43 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I've got a very basic question regarding the SPI net. One part of our SPI B…
|
n/a | Olaf.Mandel | July 31, 2011, 09:22:55 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Ok so thats ruled out so far.I just added the TDI TDO TCK and TMS net.I uploaded…
|
n/a | Olaf.Mandel | July 31, 2011, 08:07:13 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Did i miss something ? In the version i uploaded the MSP 430 f 5507 has a R…
|
n/a | Olaf.Mandel | July 31, 2011, 07:13:30 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA design (minor changes) and a new MCU design…
|
n/a | Olaf.Mandel | July 31, 2011, 03:15:14 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Ok, what else needs to be done to the MSP section?I'll have a look to chang…
|
n/a | Olaf.Mandel | July 31, 2011, 12:49:49 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Has anybody started merging the parts of MSP 430, FPGA and Power supply yet ?It…
|
n/a | Olaf.Mandel | July 30, 2011, 03:37:58 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA design to github and dropbox. Commit logs:A…
|
n/a | Olaf.Mandel | July 28, 2011, 08:02:35 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I had a look at the MCU schematics: I prefer the MSP430F550x, because it has the…
|
n/a | Olaf.Mandel | July 28, 2011, 04:07:30 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Regarding the clock sources:I agree with TheSeven and li_gangyi. One individual…
|
n/a | Olaf.Mandel | July 28, 2011, 03:44:13 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Just use one osc but make sure it has proper cmos drive output rail to rail (not…
|
n/a | Olaf.Mandel | July 27, 2011, 02:54:06 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
You'd need seperate resistors to each FPGA and yes, 2 seperate oscillators is be…
|
n/a | Olaf.Mandel | July 27, 2011, 11:24:44 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA and PSU designs to github and dropbox. Comm…
|
n/a | Olaf.Mandel | July 27, 2011, 07:20:58 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
@Olaf: I'd think a 50Ohm resistor should suffice, however you'd need to route th…
|
n/a | Olaf.Mandel | July 27, 2011, 04:35:30 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
QuoteI only looked at the XC6SLX75 to XC6SLX150, but those both fit the board. I…
|
n/a | Olaf.Mandel | July 27, 2011, 03:21:04 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]QuoteFor the MSP430 code - what functions will need to be written (have not…
|
n/a | Olaf.Mandel | July 27, 2011, 03:14:17 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Also, is the FPGA landing currently designed to be compatible with all Spar…
|
n/a | Olaf.Mandel | July 27, 2011, 01:13:34 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...] For the FPGA, I suggest the ASEM1-100.000MHZ-LC-T: it's small (3.2x2.5mm2)…
|
n/a | Olaf.Mandel | July 27, 2011, 01:07:44 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]We still need to put in the clk sources as well. I suggest 100Mhz with a 2.…
|
n/a | Olaf.Mandel | July 26, 2011, 03:12:56 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA section and of li_gangyi's PSU schematic an…
|
n/a | Olaf.Mandel | July 26, 2011, 10:35:06 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I wanted the thru hole parts for better strength, if you're gonna be plugging th…
|
n/a | Olaf.Mandel | July 24, 2011, 04:47:54 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
It looks good, I've checked and it looks like it has the adequate number of deco…
|
n/a | Olaf.Mandel | July 24, 2011, 04:03:09 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of li_gangyi's PSU schematic and board to github and dr…
|
n/a | Olaf.Mandel | July 24, 2011, 03:35:51 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Before I reroute the FPGA again to incorporate the newest suggestions, I would l…
|
n/a | Olaf.Mandel | July 23, 2011, 02:38:55 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Of course the pullups are needed and the conf done should be routed to the MCP.I…
|
n/a | Olaf.Mandel | July 22, 2011, 03:27:36 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA schematic, board and PDF+PNG to github and…
|
n/a | Olaf.Mandel | July 22, 2011, 03:08:31 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Since there are two regulators for VCCINT it's better if they are separate even…
|
n/a | Olaf.Mandel | July 22, 2011, 12:49:16 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
@O_Shovah: I asked three days ago about clarifying the terms under which what is…
|
n/a | Olaf.Mandel | July 22, 2011, 11:29:47 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the FPGA schematic, board and PDF+PNG to github and…
|
n/a | Olaf.Mandel | July 22, 2011, 09:12:19 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
So what exactly is the purpose of powering down FPGAs? If this was my mining ri…
|
n/a | Olaf.Mandel | July 22, 2011, 01:19:22 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
It's worse than that: we want to be able to bring down the FPGAs deliberately if…
|
n/a | Olaf.Mandel | July 22, 2011, 01:07:21 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Changed the daughterboard block diagram on dropbox a bit:Added a separate power…
|
n/a | Olaf.Mandel | July 21, 2011, 09:35:43 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Personally it doesn't look too bad to me, I just need to check that we are meeti…
|
n/a | Olaf.Mandel | July 21, 2011, 03:17:28 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Layer 2 for gnd is because it gives the least inductance for the GND via's.…
|
n/a | Olaf.Mandel | July 20, 2011, 04:07:31 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the schematic, board and PDF+PNG to github. Couldn't…
|
n/a | Olaf.Mandel | July 20, 2011, 03:52:12 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Seriously, a switcher is overkill for this. Its quiescent current will be h…
|
n/a | Olaf.Mandel | July 20, 2011, 10:37:25 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I would [buy a board], too, if there wasn't the issue with the software: wh…
|
n/a | Olaf.Mandel | July 20, 2011, 09:36:36 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I might get the board just to get a start with FPGA's, but otherwise it is…
|
n/a | Olaf.Mandel | July 20, 2011, 09:24:39 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I have just put a schematic of my current use of the MSP IO pins into the layou…
|
n/a | Olaf.Mandel | July 20, 2011, 08:46:44 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]The ZTEX USB-FPGA 1.15d LX-150 based, with a Cypress EZ-USB for flashing, f…
|
n/a | Olaf.Mandel | July 20, 2011, 08:26:47 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Actually: what is the status on the MSP430 schematics? Which signals are used, w…
|
n/a | Olaf.Mandel | July 20, 2011, 08:05:34 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
With blind vias it'd be easier to put gnd on the 2nd layer and route the gnd pin…
|
n/a | Olaf.Mandel | July 20, 2011, 07:38:48 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Slight OT: Adding blind vias = alot more $$$? I had a look at pcbcart. Assu…
|
n/a | Olaf.Mandel | July 20, 2011, 06:14:33 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
So many posts while I wasn't looking...[...]I also agree the MSP should be power…
|
n/a | Olaf.Mandel | July 20, 2011, 04:27:43 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Actually, making the voltage on the NC pins selectable pretty much requires you…
|
n/a | Olaf.Mandel | July 19, 2011, 02:37:13 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I was trying to route the FPGAs with all unused pins on a new net (for later con…
|
n/a | Olaf.Mandel | July 19, 2011, 02:05:37 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I uploaded a new version of the board to both dropbox and github:The new version…
|
n/a | Olaf.Mandel | July 19, 2011, 02:01:54 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]This would be why we need those FPGA guys right now, what kinda IOs are gon…
|
n/a | Olaf.Mandel | July 19, 2011, 01:09:47 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Olaf.Mandel, I'm logged in to Dropbox but I don't see your picture posted in the…
|
n/a | Olaf.Mandel | July 19, 2011, 12:54:44 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
So Dropbox access means not only write access but even read access? Then how did…
|
n/a | Olaf.Mandel | July 19, 2011, 09:53:52 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I would change the unused pins to either be jumpered to GND or leave open w…
|
n/a | Olaf.Mandel | July 19, 2011, 09:51:51 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I must say: I wasn't interested in joining or starting a company (no clue how my…
|
n/a | Olaf.Mandel | July 19, 2011, 06:30:40 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Go MIT and stick with the spirit of BitCoin. GPL is demonic."MIT" as in "MIT lic…
|
n/a | Olaf.Mandel | July 19, 2011, 03:52:29 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I was trying to figure out who did what to each file and when. I looked at the d…
|
n/a | Olaf.Mandel | July 19, 2011, 03:40:14 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I hate to draw the attention away from technical the discussion, but I think we…
|
n/a | Olaf.Mandel | July 19, 2011, 03:21:09 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Since we have dedicated layers for power, I don't think thickness is an issue at…
|
n/a | Olaf.Mandel | July 19, 2011, 03:05:18 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Just replaced the *.png and *.brd file: there were some unrouted signals left...…
|
n/a | Olaf.Mandel | July 18, 2011, 05:24:04 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Uploaded new FPGA section of board to dropbox.Changes compared to last time:Chan…
|
n/a | Olaf.Mandel | July 18, 2011, 05:02:12 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I'm also doubting that this board will be useful as an experimental platfor…
|
n/a | Olaf.Mandel | July 18, 2011, 02:26:31 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]@ Olaf.Mandel: how are you doing with your routing any changes so far ? Un…
|
n/a | Olaf.Mandel | July 17, 2011, 03:12:35 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]One last thing : how do i tell eagle that certain parts (eg capacitors) are…
|
n/a | Olaf.Mandel | July 17, 2011, 12:51:33 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]But i think its inevitable to place vias directly under FPGA supply pins. T…
|
n/a | Olaf.Mandel | July 17, 2011, 11:31:57 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
Just to get an update.Since dicussion almost cheased on this. Is it decied to u…
|
n/a | Olaf.Mandel | July 17, 2011, 08:44:26 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Is there any way to piece different sheets together ?In Eagle, the differen…
|
n/a | Olaf.Mandel | July 17, 2011, 07:32:31 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I have contacted them already they would also give us a price quote if we s…
|
n/a | Olaf.Mandel | July 17, 2011, 07:23:25 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
The solder pad itself can be .4mm, but the solder mask clearance around the pad…
|
n/a | Olaf.Mandel | July 17, 2011, 07:03:22 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I registered with pcbcart now, and my concerns about min wire thickness and dist…
|
n/a | Olaf.Mandel | July 17, 2011, 06:48:11 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]The restictions published by pcbcart:[...]Copper Thickness 1/2 to 2…
|
n/a | Olaf.Mandel | July 17, 2011, 05:55:35 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I had a qoute from pcbcart for a 4 layer board of our size with gold finish and…
|
n/a | Olaf.Mandel | July 17, 2011, 05:20:20 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
The prices for populating are for 1 board? That price is inclusive or exclusive…
|
n/a | Olaf.Mandel | July 17, 2011, 02:49:31 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I did a demo of two FPGAs connected by JTAG and SPI. The SPI is connected to the…
|
n/a | Olaf.Mandel | July 16, 2011, 05:20:43 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
I thought about the FPGA signals some more and edited my previous table: PROGRAM…
|
n/a | Olaf.Mandel | July 16, 2011, 02:07:18 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]I think so, this MCU has 47 GPIO pins, so, I think it will be enough. Would…
|
n/a | Olaf.Mandel | July 15, 2011, 02:24:57 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]Olaf.Mandel, is a FT2232 still necessary if we use this MCU? Is the point t…
|
n/a | Olaf.Mandel | July 15, 2011, 05:39:42 PM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]5 Amps on 1.2V? No way. If we want this thing to operate stable and have so…
|
n/a | Olaf.Mandel | July 15, 2011, 04:25:17 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]The backside will be populated with condensators anyway so we might use it…
|
n/a | Olaf.Mandel | July 15, 2011, 02:57:21 AM | ||
Modular FPGA Miner Hardware Design Development Development & Technical Discussion
[...]And I'd really suggest to put the USB connector below the power connector,…
|
n/a | Olaf.Mandel | July 15, 2011, 02:42:24 AM |