ASIC shipping dates - page 5. | Bitcointalksearch.org

DutchBrat

hero member

Activity: 868

Merit: 1000

Quote from: ripper234 on January 04, 2013, 04:06:27 AM

Quote from: greyhawk on January 04, 2013, 03:31:29 AM

Quote from: ripper234 on January 04, 2013, 02:32:35 AM

I was under the impression there were a few more initiatives.

Not for end customers, no.

So for whom then?

The shareholders of ASICMINER

As per this quote

Quote from: friedcat on January 03, 2013, 01:31:33 AM

Update

The samples passed all functionality tests. The power consumption is also within the expected range. And as our overclocking tests had shown, they still have a lot of potentials compared to our original spec. This means that the biggest risk of our project is gone and our NRE is a fruitful spend.

The first production batch of chips will be out of the packaging service tomorrow. Our deploying is on its way.

The first Bitcoin-ASICs will be happily mining away shortly Cheesy

ripper234

legendary

Activity: 1358

Merit: 1003

Ron Gross

Quote from: greyhawk on January 04, 2013, 03:31:29 AM

Quote from: ripper234 on January 04, 2013, 02:32:35 AM

I was under the impression there were a few more initiatives.

Not for end customers, no.

So for whom then?

greyhawk

hero member

Activity: 952

Merit: 1009

Quote from: ripper234 on January 04, 2013, 02:32:35 AM

I was under the impression there were a few more initiatives.

Not for end customers, no.

ripper234

legendary

Activity: 1358

Merit: 1003

Ron Gross

Is the op kept with up-to-date information?
Are there only three ASICs due soon? I was under the impression there were a few more initiatives.

creativex

sr. member

Activity: 434

Merit: 250

Quote from: mmortal03 on December 30, 2012, 06:40:55 AM

The bASIC product pages are now saying February: https://www.bitcoinasic.net/index.php?route=product/product&product_id=50

"2nd batch bASIC Mining boards are projected to ship in February of 2013."

It's always said that for 2nd batch boards. First batch boards were not sold on bitcoinasic.net btw, they were sold on the old site, BTCFPGA.com.

mmortal03

legendary

Activity: 1762

Merit: 1011

The bASIC product pages are now saying February: https://www.bitcoinasic.net/index.php?route=product/product&product_id=50

bitcoindaddy

hero member

Activity: 481

Merit: 500

Quote from: Frizz23 on December 14, 2012, 04:44:17 PM

I think you can now savely update BFLs shipping date to: never

Quote

https://forums.butterflylabs.com/content/127-bfl-asic-delays-depth-expanation.html?postid=8237#comments_8237
BFL ASIC Delays - An In-Depth Explanation

Anticipation is running high at Butterfly Labs in advance of receipt of our chips from the foundry. The production of these very dense, hand-routed chips are the reason for the delay in the latest line of bitcoin mining machines. Unlike our competitors, Butterfly Labs ASIC chips are 100% custom. Producing custom chips requires foundry scheduling and forces us into the queue with other chip developers (from all industries). The design is complete. It’s just a matter of waiting for production and delivery. The boards, enclosures, and assembly teams are standing by, anxiously awaiting delivery of the chips so we can begin assembly and start shipping.
...

"The design is complete". That's where they are at the moment. The design might be borked. It might need a resign. It might never work. Who knows. They don't have a working prototype.

They said they ship in October. Now it's December and they say "design is complete".

USE THE OFFICIAL BFL THREAD FOR ALL BFL TOPICS

Please limit your mention of BFL to the BFL threads only. Please limit yourself to single syllable words ,or if possible single letter words like "I", "U"=you, "Y"=Why, etc.

This message brought to you by the Directorate of Forum Order, Office of thread obfuscation.

Frizz23

hero member

Activity: 1162

Merit: 500

I think you can now savely update BFLs shipping date to: never

Quote

https://forums.butterflylabs.com/content/127-bfl-asic-delays-depth-expanation.html?postid=8237#comments_8237
BFL ASIC Delays - An In-Depth Explanation

Anticipation is running high at Butterfly Labs in advance of receipt of our chips from the foundry. The production of these very dense, hand-routed chips are the reason for the delay in the latest line of bitcoin mining machines. Unlike our competitors, Butterfly Labs ASIC chips are 100% custom. Producing custom chips requires foundry scheduling and forces us into the queue with other chip developers (from all industries). The design is complete. It’s just a matter of waiting for production and delivery. The boards, enclosures, and assembly teams are standing by, anxiously awaiting delivery of the chips so we can begin assembly and start shipping.
...

"The design is complete". That's where they are at the moment. The design might be borked. It might need a resign. It might never work. Who knows. They don't have a working prototype.

They said they ship in October. Now it's December and they say "design is complete".

420

hero member

Activity: 756

Merit: 500

Quote from: bcpokey on December 14, 2012, 06:54:22 AM

I wish a statistician would rack his brains to figure out the probability, given all the different design elements, various world locations, outsourcing, and what haveyou, that all 3 major ASIC manufacturers would end up releasing their product, roughly at the same time (currently all set for Middle January). Smacks of oddity.

Collusion...

maybe its for the all good

they don't want to have one company get a lot of cancels or two if one delivers first.

and they'll have the best competition trying to release similar performing products at the start (unless they purposefully underperform, which might be good for bitcoin actually)

just speculation /\

420

hero member

Activity: 756

Merit: 500

Quote from: coinnewb on December 14, 2012, 04:31:25 AM

Quote from: 420 on December 13, 2012, 03:49:35 PM

Place your bets folks:

http://betsofbitco.in/item?id=1003
[No one will deliver an ASIC before February 1 2013]

How about betting on who will ship first?

http://betsofbitco.in/item?id=1016
[Butterfly Labs will start shipping ASIC miners before Avalon]

They don't allow multiple choice bets that I know

bcpokey

hero member

Activity: 602

Merit: 500

I wish a statistician would rack his brains to figure out the probability, given all the different design elements, various world locations, outsourcing, and what haveyou, that all 3 major ASIC manufacturers would end up releasing their product, roughly at the same time (currently all set for Middle January). Smacks of oddity.

coinnewb

full member

Activity: 155

Merit: 100

Quote from: 420 on December 13, 2012, 03:49:35 PM

Place your bets folks:

http://betsofbitco.in/item?id=1003
[No one will deliver an ASIC before February 1 2013]

How about betting on who will ship first?

http://betsofbitco.in/item?id=1016
[Butterfly Labs will start shipping ASIC miners before Avalon]

420

hero member

Activity: 756

Merit: 500

Quote from: bitboyben on December 13, 2012, 09:19:49 PM

Well it is all very interesting none the less. Even if it is a bit off topic, sorry.

@ 420 what about that other company that is producing only for their own use not for resale do they count in that gamble?

if you read it you'd know, NOPE

what company is that?

The-Real-Link

hero member

Activity: 533

Merit: 500

Thanks for the no-nonsense and open thread regarding dates. The race is on!

ewhenn

newbie

Activity: 59

Merit: 0

Meanwhile in GPU land.....

Cool

bitboyben

sr. member

Activity: 330

Merit: 250

Well it is all very interesting none the less. Even if it is a bit off topic, sorry.

@ 420 what about that other company that is producing only for their own use not for resale do they count in that gamble?

abeaulieu

sr. member

Activity: 295

Merit: 250

Quote from: MrTeal on December 12, 2012, 01:49:53 PM

The discussion was about where the term tape-out came from, it has nothing to do with autorouters.

We weren't discussing tape-out...

Quote from: bitboyben on December 12, 2012, 03:05:28 AM

Would some one like to enlighten me to what they mean by the design was hand drawn? Is that even possible now days?

BFL mentioned that a lot of their stuff had to be hand-routed because it was very dense, so we were discussing what that actually meant.

Quote from: gmaxwell on December 11, 2012, 12:00:50 AM

Quote

When pressed for a reason why, I have been told that because this is a very dense, hand routed design they are afraid of making a mistake and have required extra checking and sign offs which has slowed down the whole process considerably. They don't want to be on the hook financially for having to redo the whole order.

Am I misreading this, or does this sound like they won't be at tape-out until 30 days from now? (What careful checking of hand routed design will you be doing once the masks are being printed?).

420

hero member

Activity: 756

Merit: 500

Place your bets folks:

http://betsofbitco.in/item?id=1003
[No one will deliver an ASIC before February 1 2013]

Morblias

hero member

Activity: 576

Merit: 500

Updated Avalon:

https://bitcointalksearch.org/topic/m.1397668

Quote

Let's be frank. We ran into a potential delay of 4-7 days.

Quote

I must say it will be difficulty for us to ship on Jan 14th, we however expect to ship around Jan 18 ~ 20.

MrTeal

legendary

Activity: 1274

Merit: 1004

Quote from: abeaulieu on December 12, 2012, 01:35:03 PM

Quote from: MrTeal on December 12, 2012, 12:32:06 PM

Quote from: abeaulieu on December 12, 2012, 11:59:55 AM

Quote from: greyhawk on December 12, 2012, 05:47:49 AM

Quote from: bitboyben on December 12, 2012, 03:05:28 AM

Would some one like to enlighten me to what they mean by the design was hand drawn? Is that even possible now days?

http://makerbot-blog.s3.amazonaws.com/wp-content/uploads/2010/12/napkin-sketch.jpg

They're not using an autorouting tool to route the signal paths. In terms of PCB design, this is how things are done normally because even modern autorouters are simply not good enough at knowing about signal paths, power usage, parasitic capacitance, etc. The process of doing this in an ASIC should be quite similar, just on a smaller level and more complex.

No, back in the day you would see PCBs were actually hand drawn.

I understand that, but that's not what they're talking about. (Even intel did the hand-drawing of their processors on giant blown up transparent film top seperate layers in the early days.)

Yeah, it is.

Quote from: Bogart on December 12, 2012, 12:14:34 AM

Quote from: Roy Badami on December 11, 2012, 03:37:03 PM

Quote from: ChipGeek on December 11, 2012, 11:36:51 AM

"Tape out" is the term for sending the design to the fab. (Name has stuck from back in the days when a computer tape was sent by FedEx.

I always thought the name came from the fact that in the earliest integrated circuits the masks were produced by hand using an opaque sticky tape on a transparent film. A process known as tape-out, which you obviously didn't start until you'd completed the design.

Tape-out refers to the final step in production immediately before the photomasks are made.

Your design can be at the foundry, but until they're ready to make the masks, it's not said to be at tape-out stage.

Quote from: Soros Shorts on December 12, 2012, 08:40:34 AM

Quote from: bitboyben on December 12, 2012, 03:05:28 AM

Would some one like to enlighten me to what they mean by the design was hand drawn? Is that even possible now days?

I'm guessing what they meant was that the place and route phase of the design was done manually instead of using automated tools. From a design perspective this implies higher performance but with additional risk of errors.

Quote from: abeaulieu on December 12, 2012, 11:59:55 AM

Quote from: greyhawk on December 12, 2012, 05:47:49 AM

Quote from: bitboyben on December 12, 2012, 03:05:28 AM

Would some one like to enlighten me to what they mean by the design was hand drawn? Is that even possible now days?

They're not using an autorouting tool to route the signal paths. In terms of PCB design, this is how things are done normally because even modern autorouters are simply not good enough at knowing about signal paths, power usage, parasitic capacitance, etc. The process of doing this in an ASIC should be quite similar, just on a smaller level and more complex.

The discussion was about where the term tape-out came from, it has nothing to do with autorouters.

Topic: ASIC shipping dates - page 5. (Read 19841 times)