The reason I suggested it was because I was thinking about packing as much silicon as possible into the size of an LGA package. The more hashers, the more wattage, and I think the existing wattage estimates are for some fairly small dies. If we have 4 of those dies, or even more than that if they are small, it would raise the TDP considerably.
depending on node, an ASIC could be 10x to >50x as dense as an FPGA. You could cram plenty of "cores" in it. But you wouldnt want to make the asic as big as possible, you will want to make it as cost efficient as possible. There are lots of trade offs to be made, packaging cost, pcb cost, etc, but in general, smaller die size gives you exponentially higher yields and is therefore preferable.
Furthermore, it would allow for overclocking headroom. A standard CPU has a fairly small die in a comparatively large package, because of all the communication pins that are needed - but if we only need a few pins, we could perhaps cram a huge die into an existing package type.
See above. Its not the package thats your limit, its the yields that would plummet if you design a monster size asic. Ive seen reticle size cmos image sensors that yielded two or three functional chips per wafer because they were so friggin huge. Since hashing power scales linearly with the number of chips, there is no reason to make such uber sized chips. Many smaller chips would perform identical and probably end up being a lot cheaper.